

## CLAIMS

### I Claim:

- 1 1. A semiconductor package device, comprising:  
2 an insulative housing with a top surface, a bottom surface, and a peripheral side surface  
3 between the top and bottom surfaces;  
4 a semiconductor chip within the insulative housing, wherein the chip includes an upper  
5 surface and a lower surface, and the upper surface includes a conductive pad;  
6 a terminal that protrudes downwardly from and extends through the bottom surface and is  
7 electrically connected to the pad; and  
8 a lead that protrudes laterally from and extends through the side surface and is electrically  
9 connected to the pad, wherein the terminal and the lead are spaced and separated from one  
10 another outside the insulative housing, and the terminal and the lead are electrically connected to  
11 one another inside the insulative housing and outside the chip.
- 1 2. The device of claim 1, wherein the insulative housing includes a first single-piece  
2 housing portion that contacts the lead and is spaced from the terminal and a second single-piece  
3 housing portion that contacts the first single-piece housing portion and the terminal.
- 1 3. The device of claim 2, wherein the first single-piece housing portion contacts the  
2 lower surface.
- 1 4. The device of claim 2, wherein the insulative housing consists of the first and  
2 second single-piece housing portions.
- 1 5. The device of claim 1, wherein the terminal is the only electrical conductor that  
2 extends through the top or bottom surfaces and is electrically connected to the pad.
- 1 6. The device of claim 1, wherein the terminal is a plated metal.

1           7.     The device of claim 1, wherein the terminal is within a periphery of the chip, and  
2     the lead is outside the periphery of the chip.

1           8.     The device of claim 1, wherein the device is devoid of an electrical conductor that  
2     extends through the top surface and is electrically connected to the pad.

1           9.     The device of claim 1, wherein the device includes a plurality of terminals and  
2     leads, the chip includes a plurality of pads, each of the terminals are electrically connected to one  
3     of the leads and one of the pads inside the insulative housing and outside the chip, the terminals  
4     are arranged as an array that protrudes downwardly from and extends through the bottom surface,  
5     and the leads are arranged as TSOP leads that protrude laterally from and extend through the side  
6     surface and an opposing peripheral side surface of the insulative housing.

1           10.    The device of claim 1, wherein the device is devoid of wire bonds, TAB leads and  
2     solder joints.

SUB  
A9 7

10042312-010902

1 11. A semiconductor package device, comprising:  
2 an insulative housing with a top surface, a bottom surface, and a peripheral side surface  
3 between the top and bottom surfaces;  
4 a semiconductor chip within and surrounded by the insulative housing, wherein the chip  
5 includes an upper surface and a lower surface, the upper surface includes a conductive pad, the  
6 upper surfaces faces towards the bottom surface and faces away from the top surface, and the  
7 insulative housing contacts the lower surface;  
8 a terminal that protrudes downwardly from and extends through the bottom surface and is  
9 spaced from the side surface and is electrically connected to the pad; and  
10 a lead that protrudes laterally from and extends through the side surface and is electrically  
11 connected to the pad, wherein the terminal and the lead are spaced and separated from one  
12 another outside the insulative housing, and the terminal and the lead are electrically connected to  
13 one another inside the insulative housing and outside the chip.

1 12. The device of claim 11, wherein the insulative housing consists of a first single-  
2 piece housing portion that contacts the lower surface and the lead and is spaced from the terminal  
3 and a second single-piece housing portion that contacts the first single-piece housing portion and  
4 the terminal.

1 13. The device of claim 12, wherein the first single-piece housing portion provides  
2 the top surface, the side surface and a peripheral portion of the bottom surface, and the second  
3 single-piece housing portion provides a central portion of the bottom surface within the  
4 peripheral portion of the bottom surface.

1 14. The device of claim 13, wherein the peripheral portion of the bottom surface is  
2 outside a periphery of the chip, and the central portion of the bottom surface is within and outside  
3 the periphery of the chip.

SUB  
A10 7

1 15. The device of claim 12, wherein the first single-piece housing portion is a transfer  
2 molded material, and the second single-piece housing portion is not a transfer molded material.

SUB 7  
A10

16. The device of claim 12, wherein the second single-piece housing portion includes first and second opposing surfaces, the first surface contacts the lead and the second surface provides a portion of the bottom surface.

17. The device of claim 11, wherein the terminal is within a periphery of the chip and outside a periphery of the pad, and the lead is outside the periphery of the chip.

18. The device of claim 11, wherein the terminal is integral with a routing line that is plated on the lead inside the insulative housing, outside a periphery of the terminal and outside a periphery of the chip.

19. The device of claim 11, wherein the device includes a plurality of terminals and leads, the chip includes a plurality of pads, each of the terminals are electrically connected to one of the leads and one of the pads inside the insulative housing and outside the chip, the terminals are arranged as an array that protrudes downwardly from and extends through the bottom surface, and the leads are arranged as TSOP leads that protrude laterally from and extend through the side surface and an opposing peripheral side surface of the insulative housing.

20. The device of claim 11, wherein the device is devoid of wire bonds, TAB leads and solder joints.

1           21.    A semiconductor package device, comprising:  
2           an insulative housing with a top surface, a bottom surface, and peripheral side surfaces  
3           between the top and bottom surfaces, wherein the bottom surface includes a peripheral portion  
4           adjacent to the side surfaces and a central portion within the peripheral portion and spaced from  
5           the side surfaces, and the peripheral portion protrudes downwardly from the central portion;  
6           a semiconductor chip within and surrounded by the insulative housing, wherein the chip  
7           includes an upper surface and a lower surface, and the upper surface includes a conductive pad;  
8           a terminal that protrudes downwardly from and extends through the central portion of the  
9           bottom surface and is spaced from the side surfaces and is electrically connected to the pad; and  
10          a lead that protrudes laterally from and extends through one of the side surfaces and is  
11          electrically connected to the pad, wherein the terminal and the lead are spaced and separated  
12          from one another outside the insulative housing, and the terminal and the lead are electrically  
13          connected to one another inside the insulative housing and outside the chip.

1           22.    The device of claim 21, wherein the insulative housing consists of a first single-  
2           piece housing portion that contacts the lower surface and the lead and is spaced from the terminal  
3           and a second single-piece housing portion that contacts the first single-piece housing portion and  
4           the terminal.

1           23.    The device of claim 22, wherein the first single-piece housing portion provides  
2           the top surface, the side surfaces and the peripheral portion of the bottom surface, and the second  
3           single-piece housing portion provides the central portion of the bottom surface.

1           24.    The device of claim 23, wherein the peripheral portion of the bottom surface is  
2           outside a periphery of the chip, and the central portion of the bottom surface is within and outside  
3           the periphery of the chip.

1           25.    The device of claim 22, wherein the first single-piece housing portion is a transfer  
2           molded material, and the second single-piece housing portion is not a transfer molded material.

1           26.    The device of claim 21, wherein the peripheral portion of the bottom surface  
2 protrudes a first distance below the central portion of the bottom surface, the terminal protrudes a  
3 second distance below the central portion of the bottom surface, and the first distance is greater  
4 than the second distance.

1           27.    The device of claim 21, wherein the peripheral portion of the bottom surface is  
2 shaped as a rectangular peripheral ledge.

1           28.    The device of claim 21, wherein the terminal is within a periphery of the chip, and  
2 the peripheral portion of the bottom surface is outside the periphery of the chip.

1           29.    The device of claim 21, wherein the device includes a plurality of terminals and  
2 leads, the chip includes a plurality of pads, each of the terminals are electrically connected to one  
3 of the leads and one of the pads inside the insulative housing and outside the chip, the terminals  
4 are arranged as an array that protrudes downwardly from and extends through the central portion  
5 of the bottom surface, and the leads are arranged as TSOP leads that protrude laterally from and  
6 extend through two of the side surfaces that oppose one another.

1           30.    The device of claim 21, wherein the device is devoid of wire bonds, TAB leads  
2 and solder joints.

SUB  
A11

10042312-010902

1           31.    A semiconductor package device, comprising:  
2           an insulative housing with a top surface, a bottom surface, and four peripheral side  
3 surfaces between the top and bottom surfaces, wherein the bottom surface includes a peripheral  
4 portion shaped as a rectangular peripheral ledge adjacent to the side surfaces and a recessed  
5 central portion within the peripheral portion and spaced from the side surfaces, and the peripheral  
6 portion protrudes downwardly from the central portion and extends a first distance below the  
7 central portion;  
8           a semiconductor chip within and surrounded by the insulative housing, wherein the chip  
9 includes an upper surface and a lower surface, the upper surface includes a conductive pad, the  
10 upper surfaces faces towards the bottom surface and faces away from the top surface, and the  
11 insulative housing contacts the lower surface;  
12           a terminal that protrudes downwardly from and extends through the central portion of the  
13 bottom surface and is spaced from the side surfaces and is electrically connected to the pad,  
14 wherein the terminal extends a second distance below the central portion, and the first distance is  
15 greater than the second distance; and  
16           a lead that protrudes laterally from and extends through one of the side surfaces and is  
17 electrically connected to the pad, wherein the terminal and the lead are spaced and separated  
18 from one another outside the insulative housing, and the terminal and the lead are electrically  
19 connected to one another inside the insulative housing and outside the chip.

1           32.    The device of claim 31, wherein the insulative housing consists of a first single-  
2 piece housing portion that contacts the lower surface and the lead and is spaced from the terminal  
3 and a second single-piece housing portion that contacts the first single-piece housing portion and  
4 the terminal.

1           33.    The device of claim 32, wherein the first single-piece housing portion provides  
2 the top surface, the side surfaces and the peripheral portion of the bottom surface, and the second  
3 single-piece housing portion provides the central portion of the bottom surface.

1           34.    The device of claim 33, wherein the peripheral portion of the bottom surface is  
2   outside a periphery of the chip, and the central portion of the bottom surface is within and outside  
3   the periphery of the chip.

1           35.    The device of claim 32, wherein the first single-piece housing portion is a transfer  
2   molded material, and the second single-piece housing portion is not a transfer molded material.

1           36.    The device of claim 31, wherein the first distance is about twice the second  
2   distance.

1           37.    The device of claim 31, wherein the peripheral portion of the bottom surface is  
2   integral with the side surfaces and non-integral with the central portion of the bottom surface.

1           38.    The device of claim 31, wherein the terminal is within a periphery of the chip, and  
2   the peripheral portion of the bottom surface is outside the periphery of the chip.

1           39.    The device of claim 31, wherein the device includes a plurality of terminals and  
2   leads, the chip includes a plurality of pads, each of the terminals are electrically connected to one  
3   of the leads and one of the pads inside the insulative housing and outside the chip, the terminals  
4   are arranged as an array that protrudes downwardly from and extends through the central portion  
5   of the bottom surface, and the leads are arranged as TSOP leads that protrude laterally from and  
6   extend through two of the side surfaces that oppose one another.

1           40.    The device of claim 31, wherein the device is devoid of wire bonds, TAB leads  
2   and solder joints.



SUB  
A12

10042312.010902

1 41. A semiconductor package device, comprising:  
2 an insulative housing with a top surface, a bottom surface, and a peripheral side surface  
3 between the top and bottom surfaces;  
4 a semiconductor chip within the insulative housing, wherein the chip includes an upper  
5 surface and a lower surface, and the upper surface includes a conductive pad;  
6 a terminal that protrudes downwardly from and extends through the bottom surface and is  
7 electrically connected to the pad; and  
8 a lead that protrudes laterally from and extends through the side surface and is electrically  
9 connected to the pad, wherein the lead includes a recessed portion that extends through the side  
10 surface and is spaced from the top and bottom surfaces and a non-recessed portion that extends  
11 outside the insulative housing and is adjacent to the recessed portion and a corner between the  
12 side surface and the bottom surface, the terminal and the lead are spaced and separated from one  
13 another outside the insulative housing, and the terminal and the lead are electrically connected to  
14 one another inside the insulative housing and outside the chip.

1 42. The device of claim 41, wherein the insulative housing includes a first single-  
2 piece housing portion that contacts the lead and is spaced from the terminal and a second single-  
3 piece housing portion that contacts the first single-piece housing portion and the terminal.

1 43. The device of claim 42, wherein the first single-piece housing portion contacts the  
2 lower surface.

1 44. The device of claim 42, wherein the insulative housing consists of the first and  
2 second single-piece housing portions.

1 45. The device of claim 41, wherein the terminal is the only electrical conductor that  
2 extends through the top or bottom surfaces and is electrically connected to the pad.

1 46. The device of claim 41, wherein the terminal is a plated metal.

1           47.    The device of claim 41, wherein the terminal is within a periphery of the chip, and  
2   the lead is outside the periphery of the chip.

1           48.    The device of claim 41, wherein the device is devoid of an electrical conductor  
2   that extends through the top surface and is electrically connected to the pad.

1           49.    The device of claim 41, wherein the device includes a plurality of terminals and  
2   leads, the chip includes a plurality of pads, each of the terminals are electrically connected to one  
3   of the leads and one of the pads inside the insulative housing and outside the chip, the terminals  
4   are arranged as an array that protrudes downwardly from and extends through the bottom surface,  
5   and the leads are arranged as TSOP leads that protrude laterally from and extend through the side  
6   surface and an opposing peripheral side surface of the insulative housing.

1           50.    The device of claim 41, wherein the device is devoid of wire bonds, TAB leads  
2   and solder joints.

10042312 "010902

SUB  
A13

1 51. A semiconductor package device, comprising:  
2 an insulative housing with a top surface, a bottom surface, and a peripheral side surface  
3 between the top and bottom surfaces;  
4 a semiconductor chip within and surrounded by the insulative housing, wherein the chip  
5 includes an upper surface and a lower surface, the upper surface includes a conductive pad, the  
6 upper surfaces faces towards the bottom surface and faces away from the top surface, and the  
7 insulative housing contacts the lower surface;  
8 a terminal that protrudes downwardly from and extends through the bottom surface and is  
9 spaced from the side surface and is electrically connected to the pad; and  
10 a lead that protrudes laterally from and extends through the side surface and is electrically  
11 connected to the pad, wherein the lead includes a recessed portion inside the insulative housing  
12 that extends through the side surface and is spaced from the top and bottom surfaces and a non-  
13 recessed portion outside the insulative housing that is adjacent to and integral with the recessed  
14 portion and contacts the side surface and is adjacent to a corner between the side surface and the  
15 bottom surface, the terminal and the lead are spaced and separated from one another outside the  
16 insulative housing, and the terminal and the lead are electrically connected to one another inside  
17 the insulative housing and outside the chip.

1 52. The device of claim 51, wherein the insulative housing consists of a first single-  
2 piece housing portion that contacts the lower surface and the lead and is spaced from the terminal  
3 and a second single-piece housing portion that contacts the first single-piece housing portion and  
4 the terminal.

1 53. The device of claim 52, wherein the first single-piece housing portion provides  
2 the top surface, the side surface and a peripheral portion of the bottom surface, and the second  
3 single-piece housing portion provides a central portion of the bottom surface within the  
4 peripheral portion of the bottom surface.

1 54. The device of claim 53, wherein the peripheral portion of the bottom surface is  
2 outside a periphery of the chip, and the central portion of the bottom surface is within and outside  
3 the periphery of the chip.

1 55. The device of claim 52, wherein the first single-piece housing portion is a transfer  
2 molded material, and the second single-piece housing portion is not a transfer molded material.

1 56. The device of claim 52, wherein the second single-piece housing portion includes  
2 first and second opposing surfaces, the first surface contacts the lead and the second surface  
3 provides a portion of the bottom surface.

1 57. The device of claim 51, wherein the terminal is within a periphery of the chip and  
2 outside a periphery of the pad, and the lead is outside the periphery of the chip.

1 58. The device of claim 51, wherein the terminal is integral with a routing line that is  
2 plated on the lead inside the insulative housing, outside a periphery of the terminal and outside a  
3 periphery of the chip.

1 59. The device of claim 51, wherein the device includes a plurality of terminals and  
2 leads, the chip includes a plurality of pads, each of the terminals are electrically connected to one  
3 of the leads and one of the pads inside the insulative housing and outside the chip, the terminals  
4 are arranged as an array that protrudes downwardly from and extends through the bottom surface,  
5 and the leads are arranged as TSOP leads that protrude laterally from and extend through the side  
6 surface and an opposing peripheral side surface of the insulative housing.

1 60. The device of claim 51, wherein the device is devoid of wire bonds, TAB leads  
2 and solder joints.

ADD A14 >